

US006255181B1

(12) United States Patent

Song et al.

(10) Patent No.:

US 6,255,181 B1

(45) Date of Patent:

Jul. 3, 2001

(54) METHOD FOR FABRICATING MOS SEMICONDUCTOR DEVICE HAVING SALICIDE REGION AND LDD STRUCTURE

- (75) Inventors: Oh-Sung Song, Seoul; Ja-Hum Ku, Kyunggi-do, both of (KR)
- (73) Assignce: Samsung Electronics Co., Ltd., Suwon (KR)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 09/161,979
- (22) Filed: Sep. 29, 1998

(56) References Cited

U.S. PATENT DOCUMENTS

4,951,100 * 8/1990 Parrillo .

5,428,240	6/1995	Lur .
5,554,549 *	9/1996	Huang .
5,858,849 *	1/1999	Chen .
5,891,785 •	4/1999	Chang.
5.923.982 *	7/1999	Kadosh et al

* cited by examiner

5,923,983 *

Primary Examiner—George Fourson
(74) Attorney, Agent, or Firm—Jones Volentine, PLLC

7/1999 Fulford, Jr. et al. .

(57) ABSTRACT

A method for fabricating a MOS transistor involves forming a buffering layer on an active region, performing an ion implantation to form a heavily doped region (source/drain region), and forming a self-aligned silicide region (salicide region) on exposed silicon and polysilicon gate. With this method, a salicide region free from voids can be formed because transition metal material (for example, cobalt) and silicon atoms at an interface portion between the transition metal layer and the substrate silicon are not locally accelerated or delayed during the formation of the salicide region.

8 Claims, 7 Drawing Sheets





